Comparing Portability of FPGA High-Level Synthesis Frameworks in the Context of a Highly-Parallel Application Published in IEEE Access, 2025 Share on Bluesky Facebook LinkedIn X (formerly Twitter) Previous Next